

TITLE OF THE INVENTION

INFORMATION PROCESSING APPARATUS,
POWER CONTROL METHOD AND
RECORDING MEDIUM

5

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention generally relates to
information processing apparatuses, power control
10 methods and recording media, and more particularly
to an information processing apparatus which drives
a plurality of processing units according to
different types of files, a power control method
therefor and a recording medium used therewith.

15 In recent years, information processing
apparatuses have become small sized and portable
because they can operate using batteries. Maximum
reduction of dissipation power is needed for these
apparatuses. On the other hand, multimedia devices
20 have progressed, such that data which is processed
in the information processing apparatuses now
consist of a plurality of types of data such as
moving pictures, sound and still pictures. It is
necessary to activate a graphics board to display
25 the moving pictures and still pictures and to
activate a sound board to play back the sound data.
However, only the sound board needs to be activated
when the sound data is played back, but the moving
pictures and still pictures are not displayed. In
30 this case, if both the sound board and the graphics
board are activated together, the power efficiency
degrades because power which is supplied to the
graphics board is wasted. Accordingly, it is
desired to raise the power efficiency.

35

2. Description of the Related Art

Conventionally, personal computers use
power save functions which become active if an

00285879 040799

no A1

Japanese Laid-Open Patent Application

5

10

15

20

25

35

SUMMARY OF THE INVENTION

It is a general object of the present invention to provide information processing apparatuses, power control methods and recording medium in which the above disadvantages are eliminated.

A more specific object of the present invention is to provide information processing apparatuses, power control methods and recording medium which achieve the precise power save control.

The above objects of the present invention are achieved by an apparatus which drives a plurality of driving units according to data to be processed. The information processing apparatus includes a detection unit which detects type of the data to be processed and a control unit which controls each of the plurality of driving units according to the type of the data to be processed.

The above objects of the present invention are achieved by an apparatus which drives a plurality of driving units according to data to be processed. The information processing apparatus includes a control unit which controls each of the plurality of driving units according to control data added to the data to be processed.

The above objects of the present invention are achieved by a method which controls power supplied to a plurality of driving units to be supplied with data to be processed. The power control method includes the steps of (a) detecting a type of the data to be processed and (b) controlling each of the plurality of driving units according to said type of the data to be processed.

The above objects of the present invention are achieved by a method which controls power supplied to a plurality of driving units to be

supplied with data to be processed. The power control method includes a step for controlling each of the plurality of driving units according to control data added to the data to be processed.

5 The above objects of the present invention are also achieved by a computer readable recording medium from which a program can be read by a computer that drives a plurality of driving units according to data to be processed. The computer
10 readable recording medium includes the program which has a detection procedure for detecting a type of the data to be processed and a control procedure for controlling each of the plurality of driving units according to the type of the data to be processed.

15 The above objects of the present invention are also achieved by a computer readable recording medium from which a program can be read by a computer that drives a plurality of driving units according to data to be processed. The computer
20 readable recording medium includes the program which has a control procedure for controlling each of the plurality of driving units according to control data added to the data to be processed.

 The above objects of the present
25 invention are also achieved by a computer readable recording medium which includes data that has driving data to be supplied to driving units and control data used to control other driving units.

 According to this invention, the types of
30 the data are detected and if the data can not be processed by the driving units, the driving units can be stopped. Consequently, the driving units which are not used are automatically stopped, so that dissipation power can be reduced.

35 According to this invention, the types of the data are detected and if the data can not be processed by the driving units, the driving units

09285879-040799
1552040-6258260

are not supplied with the power. Consequently, the driving units which are not used are automatically stopped, so that the dissipation power can be reduced.

5 Further, according to this invention, the driving units are controlled by the control data which are added to the data. Consequently, the driving units which are not used are automatically stopped, so that the dissipation power can be
10 reduced.

 According to this invention, the driving units are selected according to the control data used to control the driving units. The driving units which are not used are not supplied with the
15 power. Consequently, the driving units which are not used are automatically stopped, so that the dissipation power can be reduced.

BRIEF DESCRIPTION OF THE DRAWINGS

20 Other objects, features and advantages of the present invention will become more apparent from the following detailed description when read in conjunction with the accompanying drawings, in which:

25 FIG. 1 is a block diagram of a first embodiment of the present invention;

 Fig. 2 is a block diagram of a hard disc drive controller according to the first embodiment of the present invention;

30 Fig. 3 is a block diagram of a floppy disc drive controller according to the first embodiment of the present invention;

 Fig. 4 is a block diagram of a sound board controller according to the first embodiment of the
35 present invention;

 Fig. 5 is a block diagram of a graphics board controller according to the first embodiment

00285879 : 040799
662040 : 62858260

of the present invention;

Fig. 6 is a flowchart for registering a power save mode according to the first embodiment of the present invention;

5 Fig. 7 is a data structure of a power save mode table according to the first embodiment of the present invention;

10 Fig. 8 is a flowchart of a power save control in a CPU according to the first embodiment of the present invention;

Fig. 9 is another example of a data structure of a register for the power save mode table according to the first embodiment of the present invention; and

15 Fig. 10 is a flowchart of a power save control in the CPU according to a second embodiment of the present invention;

20 Fig. 11 is a structure of data processed by the CPU according to the second embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig.1 is a block diagram of a first embodiment of the present invention. An information processing apparatus 100 of this embodiment is
25 mainly made up of a CPU 101, a memory 102, a ROM 103, a hard disc drive 104, a hard disc drive controller 105, a floppy disc drive 106, a floppy disc drive controller 107, a CD-ROM drive 108, a sound board
30 109, a speaker 110, a sound board controller 111, a graphics board 112, a display device 113, a graphics board controller 114 and a bus 115.

35 The CPU 101 processes data by desired programs. The memory 102 stores the program and the data. The ROM 103 stores an OS to boot up the information processing apparatus 100.

The hard disc drive 104 mainly include a

00225379 040799
662040 6255260

5

10

15

25

30

35

The sound board controller 111, which is connected between the sound board 109 and the bus 115, controls the sound board 109 in response to the

data processed by the CPU 101.

The graphics board 112 converts the data from the bus 115 into signals which can be displayed on the display device 113, e.g., RGB signals, and
5 supplies them to the display device 113. The display device 113 displays pictures according to the signals from the graphics board 112.

The graphics board controller 114, which is connected between the graphics board 112 and the
10 bus 115, controls the graphics board 112 in response to the data processed by the CPU 101.

The CPU 101, the memory 102, the ROM 103, the hard disc drive 104 through the hard disc drive controller 105, the floppy disc drive 106 through
15 the floppy disc drive controller 107, the sound board 109 through the sound board controller 111 and the graphics board 112 through the graphics board controller 114 are attached to the bus 115. The commands and the data are exchanged among these
20 components through the bus 115.

Fig.2 shows a block diagram of the hard disc drive controller 105 according to the first embodiment of the present invention. The hard disc drive controller 105 mainly has a gate 123, an OR
25 gate 124, switches 125,126, and a register 127.

The gate 123 is connected to the bus 115, a voltage source 130 and the hard disc drive control board 117. The voltage source 130 converts an input power source Vin into a voltage source for the CPU
30 101, the memory 102, and so on.

The gate 123 controls the status of connection among the bus 115, the voltage source 130 and the hard disc drive control board 117 based on an output signal of the OR gate 124.

35 The OR gate 124 receives a power on/off flag 128 and a suspend/resume flag 129 from the register 127 and outputs a logical add value. The

00225879 040799

5 The switch 125 is connected to the input power source V_{in} , a voltage source of the hard disc drive 131 and the switch 126. The voltage source of the hard disc drive 131 converts the input power source V_{in} into a voltage source for the hard disc drive 104.

10 The switch 125 changes its state between on and off according to the power on/off flag 128 in the register 127 and controls supply of the input voltage V_{in} to both the voltage source of the hard disc drive 131 and the switch 126.

The CPU 101 detects a type of the data of a file with a method described later and writes the values to both the power on/off flag 128 and the suspend/resume flag 129 in the register 127 according to the detected type of the data of the file.

Then, if the switch 126 is on, the

data can be stored on or retrieved from the hard discs 118. When the power on/off flag 128 in the register 127 is "1"(one), the gate 123 turns on and power is supplied to the hard disc control board 117.

5 As a result, the hard disc control board 117 is connected to the bus 115, so that commands from the bus 115 may be for processed.

If the power on/off flag 128 in the register 127 is "0"(zero), the hard disc drive
10 controller 105 turns the switch 125 off and stops supplying the power to both the switch 126 and the voltage source of the hard disc drive 131.

If the power on/off flag 128 in the register 127 is "0"(zero), the gate 123 turns off,
15 so that the hard disc drive control board 117 is disconnected from both the power and the bus 115.

As explained above, if the power on/off flag 128 in the register 127 is "0"(zero), the hard disc drive 104 completely stops.

20 The hard disc drive controller 105 turns the switch 126 on when the suspend/resume flag 129 in the register 127 is "1"(one). If the switch 125 is on, the power is supplied to the main body of the hard disc drive 116 and therefore the spindle motor
25 is driven.

When the suspend/resume flag 129 in the register 127 is "1"(one), the gate 123 turns on and the power is supplied to the hard disc control board 117. As a result, the hard disc control board 117
30 is connected to the bus 115, so that commands from the bus 115 may be processed.

If the suspend/resume flag 129 in the register 127 is "0"(zero), the hard disc drive controller 105 turns the switch 126 off and stops
35 the spindle motor in the main body of the hard disc drive 116.

If the suspend/resume flag 129 in the

00225879 040799

register 127 is "0"(zero), the gate 123 turns off, so that the hard disc drive control board 117 is disconnected from the power and the bus 115.

As explained above, if the suspend/resume flag 129 in the register 127 is "0"(zero), while the power on/off flag 128 is "1"(one), the power is only supplied to the voltage source of the hard disc drive 131 in the hard disc drive 104. Therefore, only the circuits supplied with the power by the voltage source of the hard disc drive 131 are operational.

Next, the floppy disc drive controller 107 will be explained. Fig.3 shows a block diagram of the floppy disc drive controller according to the first embodiment of the present invention. The floppy disc drive controller 107 is mainly made up of a gate 132, an OR gate 133, switches 134,135, and a register 136.

The gate 132 is connected to the bus 115, the voltage source 130 and the floppy disc drive control board 120. The voltage source 130 converts the input power source Vin into a voltage source for the CPU 101, the memory 102, and so on.

The gate 132 controls the status of connection among the bus 115, the voltage source 130 and the floppy disc drive control board 120 based on an output signal of the OR gate 133.

The OR gate 133 receives a power on/off flag 137 and a suspend/resume flag 138 from the register 136 and outputs the logical add value. The register 136 is connected to the CPU 101 and holds values in the power on/off flag 137 and the suspend/resume flag 138 in response to commands from the CPU 101.

The switch 134 is connected to the input power source Vin, a voltage source of the floppy disc drive 139 and the switch 135. The voltage

5

10

20

25

30

35

5

10

15

20

25

30

35

As explained above, if the suspend/resume flag 138 in the register 136 is "0"(zero) while the power on/off flag 137 is "1"(one), the power is only supplied to the voltage source of the floppy disc

drive 139 in the floppy disc drive 106. Therefore, only the circuits supplied with the power by the voltage source of the floppy disc drive 139 are operational.

5 Next, the sound board controller 111 will be explained. Fig.4 shows a block diagram of the sound board controller according to the first embodiment of the present invention. The sound board controller 111 mainly includes a gate 140, an
10 OR gate 141 and a register 142. The gate 140 is connected to the bus 115, the voltage source 130 and the sound board 109. The gate 140 controls the status of connection among the bus 115, the voltage source 130 and the sound board 109 based on an
15 output signal of the OR gate 141.

 The OR gate 141 receives a power on/off flag 143 and a suspend/resume flag 144 from the register 142 and outputs the logical add value. The register 142 is connected to the CPU 101 and holds
20 values in the power on/off flag 143 and the suspend/resume flag 144 in response to commands from the CPU 101.

 The CPU 101 detects the type of the data of the file with the method described later and
25 writes the values to the power on/off flag 143 and the suspend/resume flag 144 in the register 142 according to the type of the data of the file.

 The sound board controller 111 turns the gate 140 on when the power on/off flag 143 in the register 142 is "1"(one). If the gate 140 turns on, the sound board 109 is connected to both the voltage source 130 and the bus 115. The sound board 109 converts sound data into the analog sound signals and supplies them to the speaker 110. The speaker
30 110 converts analog sound signals into sounds.
35

 If the power on/off flag 143 in the register 142 is "0"(zero), the gate 140 turns off,

Therefore, the sound board 109 completely stops.

If the suspend/resume flag 144 in the register 142 is "1"(one), the sound board controller 111 turns on the gate 140, so that the sound board 109 is connected to both the voltage source 130 and the bus 115. Therefore, the sound board 109 is operational and drives the speaker 110 according to the data from the bus 115. The speaker 110 converts the analog sound signals into sounds.

If the suspend/resume flag 144 in the register 142 is "0"(zero), the gate 140 turns off, so that the sound board 109 is disconnected from both the voltage source 130 and the bus 115. Therefore, the sound board 109 completely stops.

Next, the graphics board controller 114 will be explained. Fig.5 shows a block diagram of the graphics board controller according to the first embodiment of the present invention.

The graphics board controller 114 includes a gate 145, an OR gate 146, a switch 147 and a register 148. The gate 145 is connected to the bus 115, the voltage source 130 and the graphics board 112. The gate 145 controls the status of connection among the bus 115, the voltage source 130 and the graphics board 112 based on an output signal of the OR gate 146.

30 The OR gate 146 receives a power on/off flag 149 and a suspend/resume flag 150 from the register 148 and outputs the logical add value of the power on/off flag 149 and the suspend/resume flag 150 from the register 148.

35 The switch 147 is connected to the input power source Vin and a voltage source of the display device 151. The switch 147 controls supply of the input voltage Vin to the voltage source of the

display device 151 according to the power on/off flag 149 in the register 148.

5 The voltage source of the display device 151 converts the input power source Vin, which is supplied through the switch 147, into a voltage for the display device 113 and supplies the voltage to the display device 113.

10 The register 148 is connected to the CPU 101. Values are written in the power on/off flag 149 and the suspend/resume flag 150 in the register 148 in response to commands from the CPU 101.

15 The CPU 101 detects the type of the data of the file with the method described later and writes the values to the power on/off flag 149 and the suspend/resume flag 150 in the register 148 according to the type of the data of the file.

20 The graphics board controller 114 turns the switch 147 on when the power on/off flag 149 in the register 148 is "1"(one). If the switch 147 turns on, the input power source Vin is supplied to the voltage source of the display device 151. Then, the voltage source of the display device 151 supplies power to the display device 113, so that the display device 113 can display pictures.

25 When the power on/off flag 149 in the register 148 is "1"(one), the gate 145 turns on, so that the graphics board 112 is connected to both the voltage source 130 and the bus 115. The graphics board 112 drives the display device 113 to display the pictures on the display device 113 according to the display data from the bus 115.

30 The switch 147 turns off if the power on/off flag 149 in the register 148 is "0"(zero). If the switch 147 turns off, the input power source Vin does not supply the power to the voltage source of the display device 151, so that the power for the display device 113 is not generated and the display

00225879 040799

device 113 turns off.

If the power on/off flag 149 in the register 148 is "0"(zero), the gate 145 turns off, so that the graphics board 112 is disconnected from both the voltage source 130 and the bus 115. As a result, the graphics board 112 stops.

The graphics controller 114 turns the gate 145 on when the suspend/resume flag 150 in the register 148 is "1"(one). If the gate 145 turns on, the graphics board 112 is connected to both the voltage source 130 and the bus 115. Therefore, the graphics board becomes operational. The graphics board 112 drives the display device 113 to display the pictures on the display device 113 according to the display data from the bus 115.

If the suspend/resume flag 150 in the register 148 is "0"(zero), the gate 145 turns off, so that the graphics board 112 is disconnected from the voltage source 130 and the bus 115. Therefore, the graphics board 112 stops.

Next, the operation of the CPU 101 will be explained. Fig.6 shows a flowchart to register a power save mode according to the first embodiment of the present invention. At the first step S1-1, a procedure to register the power save mode is selected in the CPU 101. Then, at the second step S1-2, types of data are defined. Next, for each predefined type of data, information on devices in which to shut the power down or to enter into the suspend mode when the predefined type of data is detected is registered. The information which is to be registered include names of the devices, the type of power save mode, such as power on/off or suspend/resume, and so on.

Next, the registered information in the step S1-2 is written in a power save mode table. The power save mode table is assigned in the memory

00225879-040200

5 Each of the board controllers 105, 107, 111, 114
executes the power save control, such as the power
on/off mode or the suspend/resume mode, based on the
power save information stored in each of the
registers 127, 136, 142, 148 (S2-4).

It is possible that users can freely select the boards for which the power save control will be applied by writing the information in the power save mode table shown in Fig.7 according to the types of the data with the procedure shown in Fig.6.

Fig. 9 is another example of the data structure of the register for the power save mode table according to the first embodiment of the present invention. Fig.9(A) shows the construction of the register and Fig.9(B) shows the data structure of the power save information in each element of the register.

A register 160 has of memory areas from 161-1 to 161-n which store the power save information for each device. Each of the memory areas 161-1 to 161-n stores the device name or identification number information 162a and the power save information 162b applied to the corresponding device. Each of the board controllers 105, 107, 111,

114 is controlled during its power save operation with the corresponding power save information held in the register 160.

In this embodiment, the power save control is executed according to the power save mode table. However, the power save control may be executed according to predetermined power save information associated with the data which is used in the application program.

Fig.10 shows a flowchart of the power save control in the CPU according to a second embodiment of the present invention. Explanation of the structure is omitted because it is the same structure as shown in Fig.1 to Fig.6.

The CPU 101 reads the data from the CD-ROM 122 which is inserted in the CD-ROM drive 108 according to the application program. At the same time, the CPU 101 executes the power save control in parallel with the execution of the application program.

The CPU 101 starts the execution of the power save control when the data is read from the CD-ROM 122 according to the application program (S3-1). Next, the CPU 101 detects the power save information prerecorded on the CD-ROM 122 just before the data which is used in the application program (S3-2).

The power save information prerecorded just before the data is explained below.

Fig.11 shows the structure of the data processed by the CPU according to the second embodiment of the present invention. Fig.11(A) shows the structure of the data 170 which is recorded in the CD-ROM 122 and Fig.11(B) shows the structure of the power save information 172. In this embodiment, the power save information 172 is prerecorded just before the main data 171 in the

09285879-040799

data 170. The power save information 172 shows the devices which do not use the main data 171.

The power save information 172 includes a flag 173, information to designate the devices 174 and the power save control information 175. If the flag 173 is off, the power save control is executed for the devices which are designated by the information to designate the devices 174 according to the power save control information 175. On the other hand, if the flag 173 is on, the power save control is executed for other devices which are not designated by the information to designate the devices 174 according to the power save control information 175. Thus, the information to designate the devices 174 designates the devices to execute the power save control according to the power save control information 175 when the flag 173 is off. The power save control information 175 shows the kinds of the power save control operations which are to be executed, the kinds includes such as the power on/off control or the suspend/resume control.

Next, the explanation of the flowchart of Fig.10 will be continued.

When the power save information 172 is detected in step S3-2, the CPU 101 writes the power save control information 175 in each of the registers 127, 136, 142, 148 in each of the board controllers 105, 107, 111, 114 according to the information to designate the devices 174 (S3-3). Then, each of the board controllers 105, 107, 111, 114 executes the power save operation according to the power save control information 175 written in each of the registers 127, 136, 142, 148 (S3-4).

Step from S3-1 to S3-4 described above are repeated until the CPU 101 halts the execution of the application program when the end of the application program is detected.

This embodiment enables automatic execution of the power save control for each board according to the power save information recorded on the recording media.

- 5 The present invention is not limited to the specifically disclosed embodiments, and variations and modifications may be made without departing from the scope of the present invention.

- ~~The present application is based on~~
10 ~~Japanese priority application No.10-192009 filed on~~
~~July 7, 1998, the entire contents of which are~~
~~thereby incorporated by reference.~~

A
A
A
09285879:040709